CISCO-ITP-MSU-RATES-MIB Table View
Table-centric layout grouping table, row, and column objects.
Tables
3
Rows
3
Columns
28
cimrMsuProcTable
table.1.3.6.1.4.1.9.9.529.1.2.1
·
1 row entry
·
9 columns
This table provides information associated with each
processor. Thresholds are provided to control the
behavior of the following objects from the
cimrMsuTrafficTable table.
-- cimrMsuTrafficRateState
-- cimrMsuTrafficRate
-- cimrMsuTrafficSize
-- cimrMsuProcDurWarning
-- cimrMsuProcDurOverloaded
Any changes to these thresholds will cause a reset of
measurements which is indicated by cimrMsuProcReset
and cimrMsuProcResetTimestamp objects.
Notifications thresholds.
In order to generate notifications when MSU rate switch
states the customer must define traffic levels using the
following objects. When the global objects contain
non-zero values they will act as defaults to all entries
in table.
global:
- cimrMsuRateAcceptableThreshold
- cimrMsuRateWarningThreshold
- cimrMsuRateOverloadedThreshold
Per processor:
- cimrMsuProcAcceptableThreshold
- cimrMsuProcWarningThreshold
- cimrMsuProcOverloadedThreshold
The global thresholds only apply when all of the threshold
objects at instance level are set to zero. Set operations
against thresholds must be performed as single operation.
Calculation of cimrMsuTrafficRateState object is performed in
the following manner to only report significant changes
in traffic. In order to switch to a higher state the
traffic rate must equal or exceed the next higher
threshold. For example when current state is acceptable
the traffic must equal or exceed value specified by
warning-threshold to obtain warning state. In order to
switch to a lower state the traffic rate must be less than
the next lower threshold. For example when current state
is overloaded the traffic must drop below warning-threshold
to obtain warning state.
Example:
Acceptable-Threshold = 2000
Warning-Threshold = 2500
Overloaded-Threshold = 3000
Sample Rate Old State New State
------ ---- ---------- ----------
1 2000 Acceptable Acceptable
2 2500 Acceptable Warning
3 2200 Warning Warning
4 2000 Warning Acceptable
5 3000 Acceptable Overloaded
5 1000 Overloaded Acceptable
Each entry represents a processor and is updated
at end of interval specified by the
cimrMsuRateSampleInterval object.
at end of interval specified by the
cimrMsuRateSampleInterval object.
Indexes
cimrMsuProcIndex
| Column | Syntax | OID | ||||
|---|---|---|---|---|---|---|
|
cimrMsuProcIndex
An index that uniquely represents a processor. This
index is assigned arbitrarily by the engine and is not saved over reboots. |
Unsigned32 Constraints: range: 1-4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.1 |
||||
|
cimrMsuProcPhysicalIndex
The entPhysicalIndex of the physical entity for which
the MSU measurements in this entry are maintained. The exact type of this entity is described by its entPhysicalVendorType value. |
CISCO-TCEntPhysicalIndexOrZero Textual Convention: CISCO-TCEntPhysicalIndexOrZero Integer32Type Constraints: range: 0..2147483647 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.2 |
||||
|
cimrMsuProcAcceptableThreshold
This object is used to specify a level of traffic below
which the traffic is considered to be acceptable. All changes to this threshold will take effect at the end of the current interval. The value for this object m… |
MSUs per secondCimrMsuThresholdr/w Textual Convention: CimrMsuThreshold Unsigned32Type Constraints: range: 0range: 100..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.3 |
||||
|
cimrMsuProcWarningThreshold
This object is used to specify a level of traffic that
indicates a rate that is above acceptable level, but is below level that impacts routing of MSUs. All changes to this threshold will take effect at the end of th… |
MSUs per secondCimrMsuThresholdr/w Textual Convention: CimrMsuThreshold Unsigned32Type Constraints: range: 0range: 100..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.4 |
||||
|
cimrMsuProcOverloadedThreshold
This object is used to specify a level of traffic that
indicates a rate that may impact routing of MSUs. All changes to this threshold will take effect at the end of the current interval. The value for this object m… |
MSUs per secondCimrMsuThresholdr/w Textual Convention: CimrMsuThreshold Unsigned32Type Constraints: range: 0range: 100..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.5 |
||||
|
cimrMsuProcReset
This object object always returns the 'false' value.
Setting the object to 'true' resets the following objects. cimrMsuProcDurWarning cimrMsuProcDurOverloaded cimrMsuTrafficMaxRate c… |
SNMPv2-TCTruthValuer/w Textual Convention: SNMPv2-TCTruthValue EnumerationType Values:
|
.1.3.6.1.4.1.9.9.529.1.2.1.1.6 |
||||
|
cimrMsuProcResetTimestamp
The value of sysUpTime when the measurements
were reset by setting the cimrMsuProcReset object or by changing any of the following objects. cimrMsuRateSampleInterval cimrMsuRateAcceptableThreshold, cimrM… |
SNMPv2-TCTimeStamp Textual Convention: SNMPv2-TCTimeStamp Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.7 |
||||
|
cimrMsuProcSlotNumber
The number of slot contain processor and will be
set to zero when platform does not support processsors in multiple slots. |
SNMPv2-SMIInteger32 Textual Convention: SNMPv2-SMIInteger32 Integer32Type Constraints: range: -2147483648..2147483647 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.8 |
||||
|
cimrMsuProcBayNumber
The number of bay contain processor and will be
set to zero when platform does not support processsors in multiple bays. |
SNMPv2-SMIInteger32 Textual Convention: SNMPv2-SMIInteger32 Integer32Type Constraints: range: -2147483648..2147483647 |
.1.3.6.1.4.1.9.9.529.1.2.1.1.9 |
cimrMsuTrafficTable
table.1.3.6.1.4.1.9.9.529.1.2.2
·
1 row entry
·
9 columns
This table provides information on the traffic in MUS
for each processor in both directions. Any MSU in which
a processor is involved will be counted. Here are some
examples of how MSUs would be counted.
Traditional SS7 Links:
MSU is received on Line card 1 that supports SS7 link and
MSU is routed directly to line card 2 that supports output
link. Line card 1 processor information will be updated to
indicate it received MSU and line card 2 processor
information will be updated to indicate it sent MSU.
IP/SCTP based SS7 Links:
IP based SS7 Links can be terminated on linecard or owned
by the main processor. When SS7 link is terminated on main
processor only the main processor information will be
updated. The line card processor that owns the IP interface
will be involved but will not be included in measurements.
When the SS7 link is terminated on line card its processor
information will be updated.
It is important to note that packets exchanged for SCTP
associations are different from SS7 MSUs. More than one
SS7 MSU can be transmitted in a single IP packet. Also,
the SCTP association exchanges control packets that are
not counted as SS7 MSUs.
Each entry represents a processor traffic in a particular
direction and is updated at end of interval specified by
the cimrMsuRateSampleInterval object.
direction and is updated at end of interval specified by
the cimrMsuRateSampleInterval object.
Indexes
cimrMsuProcIndex cimrMsuTrafficDirection
| Column | Syntax | OID | ||||||
|---|---|---|---|---|---|---|---|---|
|
cimrMsuTrafficDirection
The direction of traffic on a processor.
|
CirbhMsuTrafficDirection Textual Convention: CirbhMsuTrafficDirection EnumerationType Values:
|
.1.3.6.1.4.1.9.9.529.1.2.2.1.1 |
||||||
|
cimrMsuTrafficRateState
The state of traffic load for a particular
direction and is calculated using the following objects. - cimrMsuTrafficRcvdRate - cimrMsuRateAcceptableThreshold - cimrMsuRateWarningThreshold - cimrMsuRateOv… |
CimrMsuRateState Textual Convention: CimrMsuRateState EnumerationType Values:
|
.1.3.6.1.4.1.9.9.529.1.2.2.1.2 |
||||||
|
cimrMsuTrafficRate
Rate of MSUs over the interval specified by the
cimrMsuRateSampleInterval object. |
MSUs per secondsSNMPv2-SMIGauge32 Textual Convention: SNMPv2-SMIGauge32 Unsigned32Type Constraints: range: 0..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.3 |
||||||
|
cimrMsuTrafficSize
The average size of MSU over the interval
specified by the cimrMsuRateSampleInterval object. |
Average bytes per MSUSNMPv2-SMIGauge32 Textual Convention: SNMPv2-SMIGauge32 Unsigned32Type Constraints: range: 0..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.4 |
||||||
|
cimrMsuTrafficDurWarning
The number of seconds the cimrMsuTrafficRateState was in
the 'warning' state. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.5 |
||||||
|
cimrMsuTrafficDurOverloaded
The number of seconds the cimrMsuTrafficRateState was in
the 'overloaded' state. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.6 |
||||||
|
cimrMsuTrafficMaxRate
Maximum value for the cimrMsuTrafficRate object since
Setting this object to zero will clear the cimrMsuTrafficMaxTimestamp until the need next interval information is collected. |
MSUs per secondSNMPv2-SMIGauge32 Textual Convention: SNMPv2-SMIGauge32 Unsigned32Type Constraints: range: 0..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.7 |
||||||
|
cimrMsuTrafficMaxTimestamp
Time and date when cimrMsuTrafficMaxRate was
last set or zero when object was cleared. |
SNMPv2-TCTimeStamp Textual Convention: SNMPv2-TCTimeStamp Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.8 |
||||||
|
cimrMsuTrafficMSUs
The total number of MSU handled by this processor.
|
SNMPv2-SMICounter32 Textual Convention: SNMPv2-SMICounter32 Unsigned32Type Constraints: range: 0..4294967295 |
.1.3.6.1.4.1.9.9.529.1.2.2.1.9 |
cimrMsuDistTable
table.1.3.6.1.4.1.9.9.529.1.2.3
·
1 row entry
·
10 columns
This table provides distribution of MSU rates per
processor in both the transmit and receive directions.
The MSU rates are converted into percentages by the
current overloaded-threshold by the following formula:
(MSU-Rate * 100)/overloaded-threshold
Any value over 100 is placed in 90 to 100 range.
Any changes to the following thresholds or setting
cimrMsuProcReset object to 'true' will cause
information in table to be reset.
global:
- cimrMsuRateAcceptableThreshold
- cimrMsuRateWarningThreshold
- cimrMsuRateOverloadedThreshold
Per processor:
- cimrMsuProcAcceptableThreshold
- cimrMsuProcWarningThreshold
- cimrMsuProcOverloadedThreshold
In order for this table to contain data either the
cimrMsuRateOverloadedThreshold or
cimrMsuProcOverloadedThreshold must be set to non-zero
value. If both objects are zero then data is not
collected for this table.
Each entry represents a processor and is updated
at end of interval specified by the
cimrMsuRateSampleInterval object.
at end of interval specified by the
cimrMsuRateSampleInterval object.
Indexes
cimrMsuProcIndex cimrMsuTrafficDirection
| Column | Syntax | OID |
|---|---|---|
|
cimrMsuDist000to009Seconds
The total number of seconds during which the MSU rate
for this processor was from 0 to 9 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.1 |
|
cimrMsuDist010to019Seconds
The total number of seconds during which the MSU rate
for this processor was from 10 to 19 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.2 |
|
cimrMsuDist020to029Seconds
The total number of seconds during which the MSU rate
for this processor was from 20 to 29 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.3 |
|
cimrMsuDist030to039Seconds
The total number of seconds during which the MSU rate
for this processor was from 30 to 39 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.4 |
|
cimrMsuDist040to049Seconds
The total number of seconds during which the MSU rate
for this processor was from 40 to 49 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.5 |
|
cimrMsuDist050to059Seconds
The total number of seconds during which the MSU rate
for this processor was from 50 to 59 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.6 |
|
cimrMsuDist060to069Seconds
The total number of seconds during which the MSU rate
for this processor was from 60 to 69 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.7 |
|
cimrMsuDist070to079Seconds
The total number of seconds during which the MSU rate
for this processor was from 70 to 79 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.8 |
|
cimrMsuDist080to089Seconds
The total number of seconds during which the MSU rate
for this processor was from 80 to 89 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.9 |
|
cimrMsuDist090orAbove
The total number of seconds during which the MSU rate
for this processor was above 90 percent of the current overloaded-threshold value. |
secondsCirbhMsuCurrentCount Textual Convention: CirbhMsuCurrentCount Unsigned32 |
.1.3.6.1.4.1.9.9.529.1.2.3.1.10 |